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Abstract 
During the software development process for a micro- 
computer controlled system, the use of EPROH (Erasable 
Programmable Read Only Memory) for program memory can 
facilitate the debugging process. The reusability of this 
device keeps costs down while new software versions are 
tested on the target system. 
In a production facility it is Important that time 
spent debugging be minimized. As systems become more com- 
plex the required number of debugging iterations for each 
system increases. Verifying proper performance of systems 
having EPROH resident program memory becomes, unacceptably 
time consuming; therefore a more efficient software 
development process is needed. 
The following approach is found to fill the above re- 
quirement best: A portable nonvolatile data repository is 
built which eliminates the need for programming or erasing 
EPROMS in order to test software. The device accepts pro- 
gram data from the software development minicomputer and 
preserves the data while the device is being carried to 
the target machine. During target system operation, it 
emulates program memory via direct umbilicals to the 
target microcomputer's data, address, and control busses. 
Within the data repository, fast NMOS technology RAM 
(Random Access Memory) chips are chosen to emulate vola- 
tile scratch pad memory while low power CMOS ram chips 
supported by battery power emulate the nonvolatile program 
memory. The organization and pinout of these chips are  ' 
chosen to ease the process of reconfiguring the devipe 
for varying RAM/EPROM memory maps. 
System flexibility is further enhanced by using a 
microcomputer to control the data loading process. The 
microcomputer is utilized to implement data verification 
during and after the loading process. Its location within 
the chassis of the Portable Memory device allows data 
verification at the emulation site without significantly 
* 
degrading device portability. 
In summary, the Portable Memory is a software 
development tool capable of interfacing directly to both 
the development minicomputer and the target microcomputer. 
The Portable Memory is designed and implemented with 
special considerations for data integrity and operating 
environment. 
0. Introduction 
The Bell and Howell Manufacturing Facility in 
Phillipsburg, N.J., has a real-time software productivity 
problem. The complexity and size of the softward packages 
produced keeps increasing, and the time spent debugging 
these packages grows correspondingly. The development of 
a method to keep this debugging time under control is 
described in this paper. 
The development process is presented in four phases. 
The first section (Chapter 1) describes the facility where 
the Portable Memory was developed. The second section 
(Chapter 2) discusses the alternatives considered for 
solving the productivity problem. The third section 
(Charters 3 through 9) describes the development of the 
Portable Memory, and section four (Chapters 10 through 12) 
explains how the Portable Memory operates. 
1• Background 
The Phillipsburg division of the Bell and Howell 
Business Equipment group located in Phillipsburg, New 
Jersey, manufactures a type of  business machine called an 
inserter. This machine automates the process of mailing 
large quantities of letters. This process is important 
to a variety of large businesses. Because of the 
diversity of organisations within Phillipsburg's customer 
base, nailing problems encountered at Phillipsburg take 
not one but many fonts. The ability of the company to 
respond with specially designed machines per customer re- 
quirement is important to the success of the operation* 
1.1 Electronic Control 
rocesa involves a. number of 
4 
The envelope stuffing pr s
run-time decisions* Functions available on the inserted 
Include conditional feeding of inserts, multiple feeding 
of inserts, and sorting by sip code or by weight. Each 
process is triggered by computer generated bar code com- 
mands which appear on the user's paper medium* A fiber- 
optic system on the Phillipsburg machine reads the data 
and an electronic system decodes the information and im- 
plements the functions* 
1*2 Microcomputer Control 
Until 1975, most Phillipsburg systems were special 
purpose digital logic designs implemented in a high noise 
threshold technology* The microcomputer was introduced 
as an alternative system embodiment at that time* 
1*2*1 Benefits of Microcomputer Control 
The decision to bring the microcomputer to Phillips- 
burg was motivated by a desire for cost reduction* 
Savings were anticipated dua to the Microcomputer'a 
ability to serve as a general purpose electronic control 
device* 
Costs have in fact been reduced* Because the hard- 
ware changes little from system to system, fewer drawings 
are required* Engineering tine has also dropped in those 
applications which have a closely-related predecessor 
system available upon which to build* Software containing 
conditionally assembled statements has been written which 
can be easily modified to respond to customer demands* 
1*2.2 4040 Microcomputer 
Soft errors due to noise are liable to occur in an 
electrically noisy environment such as that of the 
Phillipsburg inserter; so a high voltage (15 volt) micro- 
processor was specified, the Intel 4040* 
The 4040 is a single chip four bit parallel MOS cen- 
tral processor* It contains the necessary hardware to 
accept and process single level interrupts, and can 
address up to 8K bytes of EPR0M* The assembly language 
instruction set has 60 instructions and a 10*8 micro- 
second cycle time* 
The microcomputer is packaged in a single board*  It 
has 64 inputs and 128 outputs, with seven prioritised 
interrupts* There is an 8K EPROM memory space, a 960 
nibble volatile ran space, and a 512 nibble nonvolatile 
ran space* 
1.3 Software Development Cycle 
Each machine manufactured at the Phllllpsburg 
facility is designed and debugged by a single applications 
engineer. First, the hardware design is completed and re- 
leased to production control so the production process may 
begin* Then, the software design is begun* A block 
diagram of the software development cycle appears in 
Figure 1* / 
After the system design has been completed in some 
high level process language or flow chart, the design is 
coded in 4040 assembly language* Program development 
then proceeds with the aid of a minicomputer* 
1.3*1 PDP 11/04 Minicomputer 
There are two POP 11/04 minicomputers at Phillips- 
burg* The operating systems resident on these machines 
provide all the standard software development tools, in- 
cluding an editor and an assembler* 
1*3*2 IN1010 Progn 
The International Microsystems Model 1010 Programmer 
is a microcomputer-controlled instrument capable of pro- 
SOFTWARE   DEVELOPMENT CYCLE 
COMPOSE/ 
EDIT 
ASSEMBLE 
e YES 
<$> LOAD EPROM 
PROGRAMMER 
PROGRAM 
EPROMS 
PLACE 
EPROMS 
IN 
MICROCOMPUTER 
FIGUJ3E    I 
gramming EPROMs. Data enters the device over an RS-232C 
serial link into a 4K x 8 RAM data buffer. When the data 
transfer is complete, an EPRON is plugged into the IM1010 
and programming proceeds off-line* 
The 4K bytes of data fit in two 2716 <2K x 8) EPROMs 
or one 2732 (4K x 8) EPROM. The time to program each 2716 
is approximately two minutes, and the time to program each 
2732 is about four minutes. 
Application programs larger than 4K require a second 
assembly. Symbolic references between the two modules are 
manually linked by assigning addresses to the external 
references at the beginning of each module. 
1.3.3 Target Machine 
The target machine itself is used to debug the system 
software. Once the machine is built, the microcomputer 
is plugged in and testing begins. 
Sample material supplied by the customer is processed 
on the new system to verify proper operation. Malfunc- 
tions at this point, by and large, should be limited to 
software problems because wiring checks are performed on 
the machine before the microcomputer is installed. 
The debugging of real time process control software 
is much easier if a logic analyser is available. The 
analyser available to the Phillipsburg engineer is an ln- 
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house design which implements breakpoints and single 
stepping* The contents of certain registers within the 
CPU may be displayed as well. 
Once a software error has been identified, a cor- 
rection Must be designed and coded, and new EPROMs Must 
be programmed and tested. This cycle continues until 
the system Is fully operational. 
1.4 A New Control System 
The 4040 Microcomputer has increased engineering 
productivity, but there are still systems being built 
which are too large for the 4040. Several systems, in 
fact, have been implemented using two microcomputers; 
average system complexity is increasing. A microcomputer 
with greater memory capacity is needed to help further 
reduce costs. 
The growing volume of incoming orders has also put 
pressure on engineering to increase productivity. One 
proven way of improving software productivity is to code 
in a high level language. The number of lines of code 
written per unit time remains the same in high level or 
assembly languages, but each high level line may be the 
equivalent of three or four lines of assembly code. Of 
course, to realize this advantage, a compiler which 
generates executable code is required. High level Ian- 
9 
guaga also allow structured programming which makes pro- 
grams easier to de-bug and more readily self-documenting. 
A new control system is being assembled in an effort 
to respond to these problems. A Texas Instruments TI 
990-4 software development system has been purchased to 
support a microcomputer featuring a TI family micro- 
processor, the IMS 9995. 
1.4.1 TI 990-4 Minicomputer 
The Texas Instruments 990-4 hosts a multitasking and 
k           - - —    
multiprogramming real time operating system, DX/10. 
Presently the system is supporting eight video terminals. 
1.4.1.1 Microprocessor Pascal 
The Texas Instruments Microprocessor Pascal (MPP) 
development system executes under the OX/10 system.  This 
software package supports the development and execution of 
a superset of the Pascal language on the 9900 family of 
microprocessors. 
Pascal was selected as the high level language to be 
used because its block structure allows the user to design 
a reliable and compact program. 
The Texas Instruments' version of pascal supports 
special 1/0 procedures and run-time concurrency. Target 
systems produced have an operating system called MPX which 
10 
controls aspects of the software's execution sutfn as CPU 
usage, system Memory usage, and routine calling conven- 
tions. This package allows the sharing of a single pro- 
cessor by a number of processes during execution. 
1.4.1.2 Software Development Tools 
The Microprocessor Pascal (MPP) system provides four 
major tools supporting software development on the host 
computer. An interactive editor provides for source pre- 
paration with a syntax checking capability. A compiler 
generates interpretive code from MPP source which may be 
executed on the host computer. A code generator produces 
object code which may be run on the target system, and an 
interactive debugging interpreter enables the user to 
execute and debug MPP code. 
1.4.2 TMS 9995 Microprocessor 
The TMS ^995 Microprocessor is a single chip 16 bit 
central processing unit with 256 bytes of on-chip RAM. 
Its unique memory-to-memory architecture features multiple 
working register files resident in memory, so the tradi- 
tional 'load* and 'store' instructions are eliminated. 
The processor directly addresses 65K bytes (32K words) 
of memory address space. There are 7 prioritized hard- 
ware interrupts and 16 software interrupts supported in 
11 
the processor hardware. 
1.4.3 9995 Microcomputer 
Phillipsburg has designed a two-board Microcomputer 
utilizing the TMS 9995. Since the 9995 is a low voltage 
(5 volt) processor designed to operate at high frequency 
(12 megahertz), care was taken to electrically isolate 
the noisy I/O board from the sensitive CPU board. 
Other features of the computer include 128 inputs and 
256 outputs, 16 prioritized interrupts, and an RS-232C 
serial data port. Th« Inputs and outputs may be controlled 
individually or in groups of up to 16 lines adjacent in 
address space. 
1.4.4 Software Development 
It will be possible to develop software with the new 
system in much the same way as with the old system. Coding 
in Pascal will no doubt be easier and faster, and there are 
powerful software development tools within NPP, but the 
very large object modules generated could create some 
problems. 
The first problem is the size of the UflOlO Program- 
mer's RAM buffer. Most programs will not fit in this 
space, and software to split object code into 4K blocks 
must be written. This can be done, but it is cumbersome 
«? 
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to deal with numerous dumps to create juat one version of 
application software for testing* 
The second problem is more serious* The tine re- 
quired to program the EPROHs grows with the size of the 
application program, and object code from a compiler is 
normally less space efficient then hand written assembly 
code. A study of the memory space taken by representa- 
tive 4040 assembly code software routines compared to the 
space taken by their Pascal equivalents illustrates the 
point.  (See Figure 2.) In addition, a run-time executive 
will reside in EPROM in each system. This program over- 
head has no equivalent in a Phillipsburg 4040 micro- 
computer system. 
Clearly, the programming of EPROHs could become a 
serious bottleneck in the development process. 
2. Approach 
A number of technically feasible responses to the 
software productivity problem are presented in this sec- 
tion. Evaluations are made with respect to product 
development effort, cost of implementation, and ease of 
use. 
The options to be considered in this chapter are 
organized as follows) 
13 
Code Length Comparison 
Name of Routine 
FMA 
SYSWAT 
PPL 
FRS 
UCT 
DET 
STA 
RDV 
PF1 
4040 Length 
(Hexadecimal) 
Pascal Length 
(Hexadecimal) 
109 228 
3P 72 
33 BE 
92 70 
24 54 
23 56 
A3 1B4 
52 8A 
.77 182 
FIGURE 2 
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2.1 software Machine Emulation 
2.2 Target Microcomputer Modification 
2.2.1 Dual Purpose Microcomputer 
2.2.2 separate Development Microcomputer 
2.2.3 portable Memory 
s*     2.1 Software Machine Emulation 
An elegant solution would be one which offered a 
fully debugged software package even before the target 
machine were built. A machine emulator (in software) is 
such a system. In this scenario, only one set of EPROMs 
need be programmed for each application} that is the set 
to be installed in and delivered with the target system. 
The overriding time saving aspect of this approach is the 
fact that the debugging and manufacturing processes may 
proceed in parallel rather than in series. 
The emulator would run on the development minicomputer 
and provide an executing environment for the application 
software. It would be a software "drives*" providing in- 
puts and interrupts to the program under test, as well as 
accepting and formatting the outputs for review by the 
software engineer. 
The biggest stumbling block to this approach is the 
wide diversity of systems produced at the facility. Some 
functions remain common to all applications, but many 
15 
others are not. This means that the emulator would have 
to be capable of accepting parametric entries which would 
reconfigure the software "machine" for each system to be 
debugged. 
I/O is another major problem. These control panel 
inputs which would be available to the real system*s 
operator must be available to the emulator system's user. . 
Certain discretionary actions available to the emulated 
system's operator must also be duplicated. Por example, 
the removal of paper from the machine (as sensed by the 
computer through the use of photocells) must be possible 
in the emulated system. 
In order to make the emulator a practical develop- 
ment tool, I/O interfaces to the user must be conceived 
which are easy to use. All discretionary inputs could be 
meaningfully implemented with the terminal's keyboard if 
the positions of the input functions on the keyboard were 
carefully chosen. For example, inputs from each of the 
control panels would be grouped together, and the simu- 
lated panels would be placed on the keyboard at the same 
relative positions that they would be found on the machine. 
The bar coded information read on paper entering the 
machine is one type of input which would require special 
attention. More than likely, a file of data records would 
be created by the testing engineer which the emulator 
16 
software would access at the proper times during system 
emulation. This file would no doubt be created with the 
help of a small program which would accept parametric 
entries for the total number of bars per record and the 
frequency of occurrence of each bar. There would also be 
the need for an on-line overriding capability for the 
testing engineer to modify this file if necessary. 
Another important aspect of I/O emulation is the 
method employed to give the testing engineer feedback on 
the software machine's operation. It would be possible to 
present the machine* s status at the terminal in the form 
of a list of all outputs and their respective states 
Con' or 'off'), but this approach is extremely user- 
hostile. For most systems, this lest would be very long 
and difficult to integrate into a meaningful picture. It 
would be better to create something with more visual im- 
pact , like a graphic display of the machine on the develop- 
ment mini's CRT. 
The ideal graphic design would present the machine's 
status at a glance. Microcomputer controlled hardware 
around the machine could be symbolized at the appropriate 
locations. Active components would appear in relief com- 
pared to their appearance in the inactive state. The 
machine's rotational position and current speed (cycles 
per hour) would be 44splayed. A detail of the system 
17 
panel's indicator lamps would be available as well. 
Obviously, building a software inserter emulator 
would be no trivial task; man-years of effort would be 
involved. This option must be rejected at this time be- 
cause the engineering resources are not available for its 
timely implementation. 
Practical experience with a test fixture at Phillips- 
burg designed to test the 4040 microcomputer shows that a 
less ambitious project is not the answer either. 
The 4040 test fixture is equipped with a switch con- 
nected to each.input and a lamp to each output of the 
microcomputer under test. Inputs are copied to outputs 
and the I/O hardware operation of the microcomputer may 
be verified under the direction of test software. The 
fixture has been a help in software testing situations. 
Engineers under some extraordinary scheduling pressures 
have at times placed a microcomputer with their applica- 
tion software in the fixture, and manipulated the switches 
to simulate machine inputs. After some painstaking work 
on the unit, an Improved version of software has been 
brought to the target system and debugging time on the 
machine has been reduced. This helps when the machine 
itself is unavilable for testing (e.g. parts shortages) 
and the shipping deadline draws near, but, by and large, 
the technique is unpopular because it is so tedious. This 
18 
example demonstrates that cutting costs and development 
time from the emulator project by removing features de- 
signed to make it easy to use would jeopardize the prac- 
ticality of the final product. 
2.2 Target Microcomputer Modification 
Perhaps the most obvious way of eliminating the EPROM 
problem is by creating a target microcomputer which can 
accept the program data directly from the development 
minicomputer. Before pursuing this approach, it is 
necessary to present certain attributes of the target 
microcomputer which are critical to the product's via- 
bility. 
The first and foremost such attribute is cost. The 
addition of a significant amount of hardware beyond that 
already required for controller tasks cannot be tolerated; 
especially hardware used solely for software development 
purposes. 
Secondly, there is a requirement for some type of 
nonvolatile storage for program memory within the micro- 
computer. The machine must maintain its instructions even 
if it loses power.  If the system's cost is to be mini- 
mixed, the only real alternative for program storage is 
read-only memory. 
19 
2.2.1 Dual Purpose Microcomputer 
These constraints on the final system's configura- 
tion, however, do not preclude the use of an alternate IC 
memory during software development.  If the target micro- 
computer's memory space contained CMOS technology rams, 
for example, the program could be loaded directly from the 
development minicomputer over the microcomputer's RS-232C 
interface. The data could be preserved with an on-board 
battery supply during transportation to the machine.  It 
would be necessary for the RAMs to be pin compatible with 
the EPROMs in order to avoid the need for extra memory 
sockets. Compatible JEDEC standard byte wide devices of 
these types are, in fact, available. 
This idea suffers from a number of drawbacks. The 
first is related to the memory capacity of the physical 
devices in question.  64K EPROMs (8K x 8) are readily 
available, but the largest byte wide RAM which supports 
a battery back-up mode is a 16K (2K x 8) device. A board 
designed to accept 64K of RAM, then, would require roughly 
four times as many sockets in the memory section as one 
designed for 64K of EPROMs. 
Secondly, there is the question of the location with- 
in the processor's memory space of the loader program. 
This is the program which would control the processing of 
data received at the RS-232C port from the minicomputer. 
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One option would be to dedicate * small area (say, 2K 
bytes) within the memory space to an EPROM resident loader. 
This area would then be unavailable to application pro- 
grams. Another option would be to implement a second bank 
of memory space using the board's I/O space.  (See Figure 
3.) This bank would contain the loader program, and the 
other bank would contain the application program. The 
few instructions actually implementing the bank switching 
during the loading process would reside in the 9995's 
internal RAM space, which is always enabled. This approach 
would have the advantage of preserving the full 64K byte 
memory space for application programs, but microcomputer 
board complexity and cost would increase. 
This approach presents packaging problems as well. 
The microcomputer would have to be carried between the 
production area and the development laboratory during 
system debugging. An enclosure would have to be designed 
which would protect the device from physical and electro- 
static damage without rendering the controls on the board 
inaccessible during operation. 
2.2.2 Separate Development Microcomputer 
All of the problems associated with creating a single 
microcomputer well suited for both development and field 
operation may be solved Siimply by designing separate 
21 
MEMORY BANK SWITCHING 
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I/O 
SELECT 
BANK I 
SELECT 
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2K 
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FIGURE  2 
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boards for each application. The production board would 
be designed to run with EPROHs, and the development board 
would have a 64K RAM capacity, an EPROM resident loader, 
and memory bank switching as described above. The 
i 
development units could be packaged especially for dura- 
bility; a limited number would be produced (roughly six 
units) to handle factory debugging needs indefinitely. 
. . . i 
Note that some extra system checkout would be neces- 
sary with this approach. After the system were fully 
Operational with the development micro, the production 
unit would have to be installed and tested In a separate 
step. This would not be very time-consuming, and is not 
considered a serious drawback. 
2.2.3 Portable Memory 
The portable development microcomputer is a workable 
solution, but a refinement of the approach can cut costs 
substantially. Comparing the two microcomputers, it 
appears that the memory sections would be radically dif- 
ferent, but the remaining areas of the boards would be 
essentially the same. /.-, 
Instead of a separate development microcomputer, it 
is preferable to design a portable memory module which 
could operate in conjunction with the production micro—^ 
computer during testing. The module would contain 32 RAM 
23 
chips, a battery, and a small dedicated controller to 
handle the loading process. During testing, the micro- 
computer would contain no EPROHs; rather, the nonvolatile 
RAM array would be directly accessasle to the 9995 over 
control, data, and address umbilicals. 
2.2.4 Conclusion 
The last approach is adopted for the following 
reasons: 
1. It adds no cost to the production product. 
2. The approach is straightforward.Its simplicity 
offers a high probability of project success in a reason- 
able amount of time. 
3. Requirements 
The minimum requirement which must be met is that 
there be no need to program EPROHs during the debugging 
process. Additional capabilities for the Portable Memory 
will be considered and implemented if found to be effec- 
tive and within the scope of this project. 
4. Requirements Evaluation 
The direct beneficiaries of the portable Memory will 
be the application software engineers. The prime improve- 
ment to the software development process will be a sub- 
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stantial reduction in the tin* required to prepare a new 
software version after discovery of a aysten bug. 
The fulfillment of this requirement also will improve 
the engineers' effectiveness beyond these measurable time 
savings* A tedious, distracting task will be eliminated, 
leaving the user better able to focus on the important 
problems at hand. 
5. System Specification with Alternatives 
This section contains a list of functions which the 
system must perform in order to meet the above require- 
ment. More than one performance level is proposed for 
each function. 
5.1 Download Prom Minicomputer to Portable Memory 
The first major function which must be performed in 
order to meet the primary system requirement is to down- 
load from the minicomputer to the Portable Memory. 
5.1.1 Data Stream Format 
The format of the serial data stream from the mini- 
computer must be chosen. There are two reasonable candi- 
dates for this format. (See Pigures 4 and 5.) 
5.1.1.1 Link Loader Format 
Object code produced by the minicomputer resident 
link loader program is in this format. 
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This is the first alternative to be considered for the 
data stream design* 
5.1.1.2 Intel Format 
The IM1010 Programmer requires Intel format encoding. 
If the programmer is to be used, a formatting program must 
be created to reformat the link/loader object code. This 
formatter in turn can be of two different types. 
(A) Interpretive Formatter 
The formatter program may run interpretively on the 
minicomputer. 
(B) Native Code Formatter 
Alternatively, the formatter may be executed directly 
by the minicomputer's processor. 
5.1.2 Portable Memory Load Controller 
The controller may be designed as a dedicated special 
purpose piece of hardware, or it may be a microcomputer. 
(A) Dedicated Loader 
(B) General Purpose Loader 
5.2 Portable Memory Emulates Memory Space 
This is the second main function to be performed by 
the Portable Memory System. 
5.2.1 Volatile Memory 
The devices within the Portable Memory which are 
chosen to emulate the static volatile RAM chips may trade 
26 
Link Loader Data Format 
Field Identifier Field Length Description 
1 4 Entry Point Address 
9 4 Load Address 
B 4 Data Value 
6 6 External Definition 
Address 
3 6 External Reference 
Address 
7 4 Checksum 
F 
- End of Record 
I 8 Program Identifier 
Figure 4 
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Intel Data Format 
Field Number Field Length Description 
1 1 Record Hark (Colon) 
2 2 Record Length 
3 4 Load Address 
4 2 Record Type 
5 32(typical) Data Field 
6 2 Check siun 
Figure 5 
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off speed for some other attribute, such as high density. 
Two levels of performance of the quality of emulation will 
be considered with respect to device speed. 
(A) No Speed Degradation 
(B) Some Speed Degradation 
5.2.2 Nonvolatile Memory 
5.2.2.1 Program Memory 
It is impossible to write new data to the emulated 
chips (EPROMs) during target system operation, but the 
RAM*, which emulate the EPROMs can accept new data. Three 
performance levels of the program emulating RAMs with re- 
spect to the ability to write in to the devices are to be 
considered! 
(A) Enable Writing 
(B) Disable Writing 
(C) Switchable Writing 
5.2.2.2 Parametric Data Memory 
The possibility of some speed degradation in this 
area of program memory is considered. 
(A) No Speed Degradation 
(B) Some Speed Degradation 
5.2.3 RAM/ROM Configuration 
The location of the three types of memory within the 
physical address space will vary from application to ap- 
plication. The Portable Memory must work for any applica- 
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tion, no matter what the RAM/ROM mixture night bo. The 
reconfiguring of the device nay be accomplished a number 
of ways. 
(A) Manual 
The user has to reconfigure the device. 
(B), Semi Automatic 
The device itself assists in the reconfiguration. 
(C) Automatic 
The device uses information provided by the link 
loader to reconfigure itself. 
5.2.4 Data Integrity Verification 
This feature is considered to be an important part of 
the emulation process because confidence in the device on 
the part of the application engineer is essential. A 
tough software problem can lead to doubts about program 
data integrity. This is when the ability of the device to 
perform a quick data check on itself is indispensable. 
(A) Go / No Go 
Upon command, the Portable Memory gives a go / no go 
indication of data integrity* 
(B) Error Detection / Correction 
Errors are automatically detected and/or corrected by 
the Portable Memory. 
(C) Display Checksums - Unlimited 
THe checksum of any section of memory is displayed 
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upon command* 
(D) Display Checksum - Limited 
The checksum of any 4K section of program memory 
located on a 4K boundary is displayed upon command. 
5.3 Other Features 
The remaining features might be nice to have but are 
not essential to meet the system requirement* The plan 
is to implement these features which are judged appropriate 
as time and resources permit* The order of implementation 
is determined in the "cost performance evaluation'* below* 
5*3*1 Ram Display / Edit 
Any location in RAM within the Portable Memory may be 
displayed and/or changed* This could be useful in a 
situation where a "quick and dirty" change might be pre- 
ferable to a full edit-recompile-reload process* 
5*3*2 Self Test Mode 
This feature is being considered because it may help 
preserve data integrity* Three areas of the Portable 
Memory are treated. 
(A) Memory Section Test 
(B) I/O Test 
(C) Controller Test 
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5.3.3. Transmit Data in Intel Format 
This would give the user the ability to dump data to 
the IM1010 Programmer directly from the Portable Memory. 
This might be done for data inspection or for programming 
EPROMs in preparation for system shipment. 
5.3.4. Support Target System Breakpoints 
There is debugging software within the target opera- 
ting system which is designed to operate in conjunction 
with commands issued from a data terminal over an RS-232C 
link. Breakpoints and single stepping are among the 
features supported by this software. These two features 
will work only in an environment which allows the soft- 
ware under test to be modified dynamically by the debug- 
ging software. The Portable Memory may provide the en- 
vironment necessary to support these features. 
6.  Gross System Design 
In this chapter, general design approaches are des- 
cribed for each of the alternatives listed above. These 
preliminary designs help determine the desirability of 
each approach when the final evaluation is made. 
6.1 Download Prom Minicomputer to Portable Memory 
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6.1.1 Data Stream Format 
6.1.1.1 Link Loadar Format 
Object coda in this format could be transmitted to 
the Portable Memory without modification. 
6.1.1.2 Intel Format 
The link loader object code would be processed by a 
formatting program before transmission. 
(A) Pascal 
If a formatting program is written, it may be in 
Pascal. The Pascal compiler produces P-code which may be 
run interpretively on the minicomputer. 
(B) Fortran 
Alternatively, the Fortran compiler can produce 
modules which may be installed as tasks within the opera- 
ting system. These modules are in native code and may be 
executed directly by the minicomputer's processor. 
6.1.2 Portable Memory Load Controller 
...... (A) Dedicated Controller 
Special purpose Integrated circuits exist for the 
purpose of controlling serial data. This design approach 
could be implemented simply with a UART and some address 
and data registers. 
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(B) General Purpose Controller 
A microcomputer could serve as a general purpose 
controller in this application. If a microcomputer is to 
be used, a processor family must be chosen* Two types of 
processors are supported by software development systems 
at the facility, the Intel 4040 and the TI 9900 family 
processors. For this reason, only these two families can 
be considered practical alternatives. 
(A) TI 9900 Family 
(B) Intel 4040 
If the microcomputer approach is to be taken, a 
decision must be made as to whether to design a new board 
or use a commercially available board. More information 
about the details of the design requirements are needed 
to make this determination, and the subject will be raised 
again later in the paper. 
6.2 Portable Memory Emulates Memory Space 
6.2.1 Volatile Memory 
The operating speed of the emulating memory devices 
« 
with respect to those memory devices used in the final 
system configuration will have an effect on the memory 
selection process. If a relaxed stance in this area can 
be tolerated, a wider range of devices can be considered. 
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6.2.2 Nonvolatile Memory 
The ability to change the data within the EPROM 
emulating devices can be implemented in a straightforward 
manner. This ability can be readily controlled with a 
single control signal, the "Write Enable." 
6.2.3 RAN/RON Configuration 
(A) Manual  . 
The device could be reconfigured by changing the RAM 
chips at the appropriate locations and by changing the 
positions of switches. 
(B) Semi Automatic - RAM 
(C) Semi Automatic - PROM 
A programmable site select area would support the 
creation of a device configuration programming mode. The 
site select logic could be implemented with RAM devices 
which could be reprogrammed per application requirements 
at the command of the user. Alternatively, if PROMs were 
usedY the device could be reconfigured by reprogramming 
the PROMs. 
6.2.3.2 Automatic 
This approach would require the use of RAM devices in 
the memory select logic as well. The reconfiguration com- 
mands would be issued by the link/loader software and not 
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the user. 
6.2.4 Data Integrity Verification 
(A) Go/No Go 
Checksums would have to be generated within the mini- 
computer resident data formatting software. When the user 
would request a verification, the Portable Memory resident 
software would recalculate the checksum and compare it to 
the checksum supplied by the formatter. 
(B) Error Detection/Correction 
This approach would require some data redundancy) 
possibly in the form of parity bits. Special provision 
would be made in the memory structure to support this 
function. 
(C) Display Checksums - Unlimited 
A keypad and multiple digit display on the Portable 
Memory would be required to implement this function. The 
Portable Memory software could calculate the checksums in 
the commanded area. 
(D) Display Checksums - Limited 
A sixteen position switch could be used in this ap- 
proach instead of a keypad. Otherwise, this alternative 
would be implemented similarly to the previous one. 
6.3 Other Features 
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6.3.1 RAM Display/Edit 
This function would be supported in Portable Memory 
software* A keypad would be required. 
6.3.2 Self Test Mode 
(A) Memory Test 
The Portable Memory controller could write various 
patterns to the memory area and read each one to verify 
proper operation. 
(B) I/O Test 
An I/O "mirroring" scheme could be implemented which 
would mirror the inputs at well defined outputs. This 
function also would be supported in Portable Memory soft* 
ware. 
(C) Controller Test 
Signature analysis could be supported. 
6.3.3 Transmit Data in Intel Format 
This capability could be supported in Portable Memory 
controller software. 
6.3.4 Support Target System Breakpoints 
Provision must be made to allow the "write Enable" 
control signal to be active at all EPRON emulating devices. 
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7.0 Cost Performance Evaluation 
This chapter contains an analysis of each systea 
function alternative. The results are summarized in Table 
1. 
Ratings in each case are made in six separate areas 
of two levels of priority. The ratings of the high 
priority items are weighted double those of the lower 
priority items. Each rating is done on a scale of one to 
five; one is excellent, two is good, three is satisfactory, 
four is poor, and five is failing. Only those ratings 
deviating from satisfactory are discussed. 
High priority areas are "Relevance to Facility," "Case 
of Use," and "Date Integrity." 
Lower priority items are "Flexibility," "Product 
Development Effort," and "Cost." 
The lowest total in each category is implemented. 
7.1 Data Stream Format 
(A)  Link Loader Format 
"Ease of Use" - good 
No formatting program need be invoked if the link 
loader format is chosen. This simplifies the software 
development procedure for the user. 
"Product Development Effort" - 
good 
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No formatting program need be designed. 
(B) Intel Format 
"Relevance to Facility" - good 
The user will need to use this formatter to dump 
data to the ZM1010 PRON programmer. It is an advantage to 
keep the procedures for dumping to the IM1010 and the 
Portable Memory identical. 
7.2 Formatter Language 
(A) Pascal 
"Relevance to Facility" - good 
A program written in Pascal at the 
Phillipsburg facility is especially easy to maintain be* 
cause most engineers are familiar with the language. 
"Product Development Effort" - 
good 
"Flexibility" - good 
Pascal is noted as a well-structured 
language. It will be easier to get a formatter written in 
Pascal functioning properly. 
(B) Fortran 
"Relevance to Facility" - good 
The operating system of the TI 
990-4 minicomputer at Phillipsburg supports Fortran with 
directly executable object modules. These modules run 
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especially quickly. This is important in a production 
environment. ' 
**£ase of Use" - Good 
The Fortran formatter may be called in 
batch mode, while Pascal nodules may not. As a result, 
the Fortran program will run unattended. 
7.3 Controller Type 
(A) Special Purpose 
"Flexibility" - Poor 
A dedicated design cannot be easily 
modified should the need arise. 
(B) Microcomputer 
"Flexibility" - Excellent 
System changes may be readily implemented 
in software. 
7.4 Microprocessor Type 
(A) Texas Instruments 9995 
\ "Product Development Effort" - 
Good 
The 9995 has the capability of addres- 
sing the full 64K application program address space 
directly. This simplifies the hardware design. Further- 
more, the power of the Microprocessor Pascal software 
development system is available if this processor is used. 
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(B)  Intel 4040 
"Product Development Effort" - 
Poor 
The 4040 can only directly address 4K 
of nenory address space* All programming for this device 
must be done in assembly language at Phillipsburg. 
7.5 Memory Emulation Speed 
(A) No Speed Penalty 
"Flexibility" - Poor 
The process of specifying the memory 
ICs to be used within the Portable Memory is more complex 
if this rigid stance is taken. ~ 
(B) Speed Penalty Allowed 
"Relevance to Facility" - Fail 
Although it is possible to operate the 
target microcomputer with slower memories by reducing 
crystal speed, it is not desirable to do so from a stand- 
point of providing a true system test. The system should 
be tested at the speed at which it will ultimately 
operate. Otherwise, there is the risk of missing problems 
associated with high frequency operation; soft errors with- 
in the microcomputer, for example, are more prone to occur 
at high frequencies. Furthermore, certain hardware on the 
target board is supported by software which is crystal 
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speed dependent. Different software would have to be 
written to be used during testing, creating the potential 
for shipping systems with the wrong software. 
7.6 Program Memory Emulation 
(A) Write Enable Always Enabled 
"Data Integrity** - Poor 
A faulty program could conceivably 
corrupt itself. 
(B) Write Enable Always Disabled 
"Data Integrity" - Good 
There is no chance of corrupting data 
accidentally within RAM by leaving the switch in the wrong 
position. 
(C) Optional Write Enable 
**Relevance to Facility** - Good 
This approach has the advantage of 
providing a way of revealing otherwise hidden program 
problems. With this capabilityt testing begins with the 
"Write** signal disabled. As a final test, the "Write" 
signal is enabled. If the system malfunctions at this 
time, there is something wrong with the program. 
7.7 RAM/ROM Programmablety 
(A) Manual 
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"Ease of Use" - Satisfactory 
Despite the fact that this approach 
requires that the user change chips and reposition 
switches, there are mitigating factors. The RAM/RON 
object map is under the control of the applications 
engineer* The link loader program carries out the com- 
mands for location of program memory within the memory 
address space. An infinite number of configurations are 
conceivable, but a convention is easily established which 
limits that number. 
This convention must satisfy the microcomputer 
requirements for nonvolatile memory at locations 0000 
through OPPP (HEX) and P000 through PPPP. RAM will re- 
side in an area which has address EPPP as an upper bound 
and grow toward 0000 as application requirements dictate. 
An initial allocation of 8K of RAM (resident at B000 
through EPPP) should be sufficient for the great majority 
of programs. The rest of the 64K can be allocated to ROM- 
emulating space. Very little manipulation of the Portable 
Memory is anticipated until application programs grow to 
a size near 56K. At that point, a new microcomputer and 
new Portable Memory will be needed. 
MProduct Development Effort" - 
Good 
This approach requires little product 
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development effort because there is a low level of auto- 
mat ion involved. 
(B) Semi-Automatic - RAM 
N£ase of Use** - Good 
When reprogramming is required/ the 
user enters a 4K memory address (selectable by a sixteen- 
position switch) into the Portable Memory. Then a com- 
mand is issued to allocate that area to RAM or to ROM. 
The entire process is complete in a short time, even if 
all 64K of mempry" space needs to be reconfigured. 
"Product Development Effort** * 
Poor 
Software which supports the program- 
ming mode must be developed. Very high speed RAM"must 
be used so it will operate at 12MHz). This RAM must be 
nonvolatile so the device does not "forget" its con- 
figuration. This combination of high speed and low power 
is difficult to find in a memory device. 
"Cost" - Poor 
The Portable Memory's cost is in- 
creased by extra site select RAMs and extra battery 
capacity for RAM nonvolatility. 
(C) Semi-Automatic - ROM 
"Case of Use" - Poor 
A new PROM site select chip must be 
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programmed for each map* The user determines the proper 
program and programs the PROM on the XM1010. The calcula- 
tion of the correct data to place within the PROM is not 
trivial. 
(D) Automatic 
MCase of Use" - Excellent 
No user actions are required to re- 
configure the Portable Memory with this approach. 
"Product Development Effort" - 
Fail 
In addition to those tasks presented 
in the "Semi-Automatic - RAM" section above, it is neces- 
sary to modify the formatter program; this program must 
pass on the ROM requirements of the application program 
supplied by the link loader. 
7.8 Data Integrity Verification 
(A) Go / No Go 
"Ease of Use" - Good 
The user simply presses a "Data 
Check" control pushbutton to get the verification re- 
quired. 
(B) Error Detection 
"Product Development Effort" - 
Poor 
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Special redundancy circuits must be 
designed to implement error detection. 
(C) Unlimited Checksum 
"Cost" - Poor 
The user keys in the addresses re- 
quired for checksum purposes. The keypad required repre- 
sents a significant increase in device cost. 
(D) Limited Checksums 
"Flexibility" - Good 
If a 4K checksum is available from the 
Portable Memory, EPSON checksums generated bythe IM1010 
programmer may be checked after downloading from the 
Portable Memory to the IM1010. 
7.9 Other Features 
(A) RAM Display/Edit 
"Data Integrity" - Pail 
The ability to manually edit data 
within the Portable Memory jeopordizes data integrity. 
Furthermore, it is possible that the system's EPROMs will 
not receive off-line updates and faulty software may be 
delivered with the system. 
(B) Memory Test 
"Data Integrity" - Good 
Self testing of the Portable Memory 
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obviously helps ensure data Integrity.  (This applies to 
the "Controller test" feature as well.) 
(C) Controller Test 
"Product Development Effort** - 
Poor 
Signature analysis requires a special software 
driver program which provides repeatable cycles at each 
node within the computer hardware. Feedback loops within 
the microcomputer must be identified and disabled. 
It should be noted that certain areas 
of the microcomputer are tested within the memory test 
already proposed. Other areas are tested when the check- 
sums are compared after data is transferred. 
(D) I/O Test 
Since the Portable Memory I/O is not 
directly involved in the integrity of the data within the 
device, there is no compelling need for this feature. 
(E) Transmit Node 
"Relevance to Facility** - Good 
This feature has the attribute of per- 
mitting direct loading of the IM1010 programmer from the 
Portable Memory. The alternative is to load the IM1010 
from the development minicomputer; this involves the 
development of software to break up the object module 
into 4K-slsed segments. 
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■r 
"Flexibility". - Good 
If this capability is implemented on 
both the Portable Memory and the development minicomputer, 
each will provide a backup capacity in case of hardware 
failure. 
(F) Breakpoints 
"Relevance to Facility" - Good 
This feature provides powerful system 
debugging tools for the user. , 
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Cost Performance Evaluation Results 
7.1 Data Stream Format 
Link Loader 
Intel 
3 
2 
2 
3 
3 
2 
16 
14 
3 
2 
2 
3 
3 
3 
24 
22» 
7.2 Formatter Language 
Pascal 
Fortan 
2 
2 
3 
2 
3 
3 
16 
14 
2 
3 
2 
3 
3 
3 
23» 
23* 
7.3 Controller Type 
Special Purpose 
Microcomputer 
3 
3 
3 
3 
3 
3 
18 
18 
4 
1 
3 
3 
3 
3 
28 
25* 
7.4 Microprocessor Type 
9995 
4040 
3 
3 
3 
3 
3 
3 
18 
18 
3 
3 
2 
4 
3 
3 
26» 
28 
7.5 Memory Emulation 
Speed 
No Speed Penalty 3 
Speed Penalty   5 
3   3   18   3   3   3   27* 
-      — P 
Index: 
0 - Relevance to Facility 
1 - Ease of Use 
2 - Data Integrity 
3 - Subtotal 7 - Total 
* - Alternative chosen for implementation 
4 - Flexibility 
5 - Product Development 
Effort 
6 - Cost 
Table 1 (1 of 2) 
49 
Cost Performance Evaluation Results (cont.) 
7.6 Program Memory 
Emulation 
Enable WE 3 3 4 20 3 3 3 29 
Disable WE 3 3 2 16 3 3 3 25 
Optional WE 2 3 3 16 2 3 3 24* 
7.7 RAM/RON 
Prograramabi1i ty 
Manual 3 3 3 18 3 2 3 26» 
Semi Auto(RAM) 3 2 3 16 2 4 4 27 
Semi Auto(PROM) 3 4 3 20 3 3 3 29 
Automatic 3 1 3 16 3 5 
- 
P 
7.8 Data Integrity - 
Verification 
Go/No Go .3 2 3 16 3 3 3 25» 
Error Detect 3 3 3 18 3 5 . P 
Unlimited 
Checksum 3 3 3 18 3 3 4 28 
Limited 
Checksum 3 3 3 18 2 3 3 26* 
7.9 Other Features 
RAM Display/edit 3 3 5 — - - - F 
Memory Test 3 3 2 16 3 3 3 25 
I/O Test 3 3 3 18 3 3 3 27 
Controller Test 3 3 2 16 3 4 3 26 
Transmit Mode 2 3 3 16 2 3 3 24 
Breakpoints 2 3 3 16 2 3 3 24 
See index on first page of table. 
Table 1 (2 of 2) 
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8. Final System Specification 
The role of the Portable Memory (PM) within the soft- 
ware development system encompasses six modes of opera- 
tion. The data transfer from the development minicomputer 
to the PM is called the "Load** mode. The quiescent state 
of the PM during transportation to the target system is 
called the ♦•Transport" mode. The operation of the PM 
with the target microcomputer is called "Emulation"; if 
the data terminal is connected to the target board as 
well the mode is called "Debug." Data transmission from 
the PM to the ZM1010 is called "Transmit" mode. The 
"Load" and "Transmit"modes are both entered out of the 
final mode, "Manual." In this mode, the user may enter 
commands to transmit, checksum, or clear data. Figure 6 
shows the interactions of the PM with the other elements 
of the software development system. 
The following paragraphs contain the results of the 
issues treated in the previous chapter and provide the 
details of the final system specification. 
8.1 Data Stream Format 
The PM will be loaded in Intel format. 
8.2 Formatter Software 
At first, this software will be an interpretive 
Pascal module. The formatter can be made operational 
quickly this way. Later, a Fortran-sourced module will be 
created for fast execution. 
8.3 Portable Memory Controller 
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The controller will be a microcomputer based on the 
TI 9995 microprocessor. 
8.4 Memory Emulation 
The Portable Memory will operate at the maximum 
rated speed of the target microcomputer, 12MHz. The user 
will be provided the option of allowing data to be written 
to the EPROM-emulating RAMs. 
8.5 RAM/ROM Configuration 
All IC socket sites within the PM will be configured 
by the user; provision for placement of shorting plugs on 
the memory boards will be provided. 
8.6 Data Integrity Verification 
A "Data Check** control will,provide a go/no go 
verification of PM data. As time permits, the **limited 
checksum** feature will also be implemented. 
8.7 Other Peatures 
The Following features will be implemented as time 
permits in the following order: 
1. Transmit Mode 
2. Breakpoints 
3. Memory Self Test 
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4. Controller Self Test 
5. I/O Self Test 
9. Final System Design 
9.1 Selection of Memory ICs 
The marketplace is inundated with many types of RAN 
devices, each with its own strengths and drawbacks. In 
order to choose the most appropriate type of memory for 
this application, the systematic approach previously 
described is used once again.   
The high priority criteria for this analysis are 
"Flexibility," "Speed," and "Nonvolatility." These are 
directly related to the ability of the memory module to 
satisfy the system specifications. The other criteria 
for evaluation are "Density," "Upgradability," "Develop- 
ment Effort," and "Cost." 
In order to organise the presentation of the selec- 
tion process, the chips with the greatest bit density 
available are considered for each of the three popular 
memory organizations, bitwide, nibblewide, and bytewide. 
The evaluation results are summarised in Table 2. 
9.1.1 Bitwide 
This organisation is the first one which appeared 
when memory ICs were developed. There- is one bit at each 
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uniquely addressable location within the device. Three 
separate types of RAMs are considered within this cate- 
gory, Dynamic (64K x 1), Static (16K x 1), and a Static/ , 
EEPROH hybrid (IK x 1). 
9.1.1.1 Bitwide Dynamic 
In dynamic memories, each storage cell circuit is com- 
prised of a single transistor and a tiny capacitor. These 
devices store bits of data in the form of an electric 
charge. However, since the voltage on the capacitor de- 
cays in a very short time, it Rust be periodically re- 
charged to maintain the required voltage level. This 
function is termed "refresh*1 and must be accomplished 
periodically to prevent loss of data. The refresh func- 
tion requires additional clocking circuitry and logic 
dates. 
The 64K device under consideration is an a sixteen 
pin package and is implemented with row and column addres- 
ses multiplexed on the same eight pins. The entire 64K 
bytes of memory space can be implemented with only eight 
of these chips; this array has outstanding density. (See 
Figure 7.) 
In the key area of device speed, however, this chip 
fails to meet system specification. No dynamic RAH 
(DRAM) presently available can operate at 12MHz with the 
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9995. The following analysis reveals why. 
Figure 8 contains the smeary read cycle timing dia- 
gram for the 9995 processor at 12MHz. The memory "access 
time" for this processor is defined as the time the proces- 
sor allots for a memory device to present valid data to 
the processor* This time (MTaccM) is 120nS. 
In the 64 DRAM read cycle timing diagram reproduced 
in Figure 9, the row address ("RAS") and column address 
("CAS") strobes which are required to implement the 
address multiplexing are shown. The access time for the 
device is defined as the time it takes for valid data to 
appear after the RAS strobe is invoked. 
Comparing the two sets of data, it appears that a 
DRAM with an access time of 120nS (the fastest one 
available) might be fast enough, but this is not the case. 
The reason is that the 9995 does not offer an early 
"Address Valid" signal. Consequently, there is no way of 
detecting when the address bus has settled into valid 
data until the next rising edge of the 9995 "Clkout" 
signal. This reduces the true access time available to 
only 72nS, even before multiplexing propagation delays 
are considered. 
9.1.1.2 Bitwide Static 
The static RAM storage cell is comprised of two 
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translators cross-coupled to form a flip-flop circuit. 
This typa of storage cell is considerably larger than the 
dynamic cell, so the static RAMs are less dense. However, 
the storage cell design of the static RAM enables it to 
have a much faster access time than the dynamic RAM. 
In addition to their superior speed performance, 
static RAMs have the advantage of not requiring refresh 
circuitry. Once a data bit is stored in a flip-flop, 
its contents remain static until changed. While static 
RAMs are less dense and cost pore per bit than dynamic 
RAMs, they remain the only choice when speed is a 
critical factor. 
The 16K bit density per package yields a reasonable 
array density. The design approach for a 64K byte array 
of these devices is shown in Figure 10. 
This device is a poor candidate.in terms of non- 
volatility. In the standby mode (with all chip selects 
disabled), a 64K array of these devices draws about 700mA. 
To preserve the data in this array for two hours requires 
a large (1400mAH) capacity battery. Furthermore, no de- 
vice is available at this time with a battery backup mode, 
so power transfer circuitry is necessary to preserve data 
in these chips. 
The upgradability of the memory section is defined 
in this application as the ability to double the memory 
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capacity of tha PM whan required; the next generation TI 
processor, the 99000, directly addresses 128K and is con- 
sidered the logical future replacement for the 9995. 
The 16K x 1 device scores poorly in the area of up- 
gradability. The ideal Method of upgrading the PM is to 
replace all memory chips with chips of double capacity. 
In the case of the 16K device, however, no strategy for 
upgrading to 32K on the part of the semiconductor in- 
dustry can be seen. 
9.1.1.3 Bitwide EEPROM/Static 
This device is of interest in this application be- 
cause of its excellent nonvolatility characteristics. It 
is a nonvolatile RAM which does not require battery 
backup, internally, the device is a IK x 1 static RAM 
overlaid with an EEPROM (Electrically Erasable Program- 
mable ROM). It has two special control pins, "Store" and 
"Recall.N These signals control movement between the RAM 
and EEPROM. At the present state of the art, however, 
devices of this type cannot operate at 12MHz. 
9.1.2 Nibblewide Static 
The largest available nibblewide device is a 4K x 4 
part. A 64K array of these would have a density similar 
to that of the bitwide static RAMS.  (See Figure 11.) 
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CE 
D4—  D7 
The 4K x 4 static RAMs, like the 16K x 1 devices, 
•re fast and power-hungry. 
The biggest problem with this device is the fact that 
at the present time there is only one Manufacturer of this 
organization at the 4K level.  It is obviously unwise to 
use a sole-source part. 
9.1.3 Bytewide Static 
As might be expected, the maximum available density 
of the bytewide organization is also 16K bits (2K x 8). 
See Figure 12 for the design approach of the 64K byte 
array. 
The most significant attribute of the bytewide device 
in this application is the fact that each device contains 
a number of full memory words rather than Just a part of 
a larger number of words. This attribute facilitates the 
partitioning of the memory array into two separate byte- 
wide devices; one is a low power device for EPROM emula- 
tion, and the other is a fast device for 12NHz operation. 
The bytewide organization offers a high level of flexi- 
bility in this respect. 
A number of CMOS bytewide devices are available which 
offer a battery backup mode. The current drawn by these 
devices in the data retention mode is only 50 microamps. 
The bytewide family has JCDCC approved standards for 
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future growth, including extensions of the existing 24 
pin package to 28 pins. The planned 4K x 8 device is 
essentially pin compatible with the 2K x 8 device, with 
the addition of one address line. 
9*1.4 Conclusion 
The memory section of the PN is designed using the 
.bytewide family of memories for the following reasons: 
1. Pin compatibility within the family facili- 
tates the reconfiguration of the memory section to re- 
spond to varying RAM/ROM mixtures. 
2. The family offers an excellent CMOS RAM 
with a battery backup mode. 
3. The PM will be easily upgradable when the 
bytewide 4K x 8 devices are available. 
9.2 Memory Array Design 
The 64K byte section of the Portable Memory is 
organized as shown in Figure 12.  There are two printed 
^circuit boards; each one contains 32K bytes. A schematic 
of the 32K byte board appears in Figure 13. 
The issues of special concern within the memory sec- 
tion are memory site programmability and the preservation 
of data nonvolatility. 
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9.2.1 Site Programmability 
Within the memory array, most RAM chips emulate 
EPROMs and the rest implement fast scratch pad memory. 
The EPROM-emulating sites are supplied with power backed 
by a battery and contain CMOS RAM chips. The fast sites 
are powered only during the load and emulate processes 
and contain HMOS RAM chips. In order to maximize the 
flexibility of the device, every site is designed to be 
programmable to either power source. 
A second signal must be programmed to prepare each 
site for Its designated RAM type. EPROM-emulating sites 
operate with a switenable "write Enable" (WE) control 
signal. While the memory is loaded, the WE signal must 
be enabled, but during the emulation process, the WE signal 
mam be optionally enabled or disabled.  Past sites operate 
wjlth the WE signal always enabled. 
The final option at each site has significance only 
in the future 128K operating mode, when each site must 
accept the 4K x 8 devices.  In this event, the 2K x 8 
ffWrite Enable** signal becomes the newest address line, 
"All." The new WE at each site may then be programmed 
for switchable and non-switenable operation as before. 
9.2.2 Data Integrity 
According to the manufacturer's specifications, the 
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data retention node of the CMOS RAM depends on three con- 
ditions.  (See Figure 14.) First, before the power is 
removed fro« the chip, the "Chip Enable" (CE) signal mist 
be a logic "one"; that is, the chip must be disabled. 
Secondly, the voltage on the power pin (Vcc) nay not fall 
below 2.0 volts. Finally, the data retention level of CE 
stay not be less than the battery voltage less 0.2 volt. 
During transport node, a nominal battery voltage of 3.6 
volts is provided for both the Vcc and CE signals.  (A 
voltmeter mounted on the unit displays the battery 
voltage for the user.) 
During the load process, the loader and 64K memory 
banks are alternately enabled under control of the PM 
microcomputer. Each 32K board has a "Board Enable" 
signal which is connected to the "Enable" input of the 
l-of-16 decoder. When this signal is a logic "high," all 
memory site "Chip Enable" signals are also a logic "high." 
At the conclusion of the load process, both memory boards 
are automatically disabled in anticipation of power being 
removed from the PH. All CMOS RAM sites are thus prepared 
to enter data retention mode. 
After the load process and before power is removed 
from the PM, the WE signal is disabled by the user with 
the "Data Lock" switch. A pullup resistor tied to bat- 
tery voltage in the switch affords data protection by pre- 
venting changes in this critical signal while the PM is 
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losing powar. There is some voltage turbulence Introduced 
on the WE line when the switch is toggled, but no data 
corruption occurs because no memory chip sites are en- 
abled at this tine. 
In order to enter the emulation mode without data 
corruption, the following procedure must be followed. 
The "Data Lock" switch is placed in the locked position. 
Another switch, the "Emulate/Load" switch, is placed in 
the "Emulate" position. When power is applied, this 
switch signals the PN controller to prepare for emulation. 
The controller first calculates and verifies the check- 
sum of the nonvolatile program and displays the results. 
Then it enables both memory boards. The user notes the 
"Checksum OK" signal, connects the data and address 
umbilicals, and applies power to the target microcomputer. 
The microcomputer then begins executing the program 
stored in the PM. 
At the conclusion of the emulation session, the 
"Emulate/Load" switch must be placed in the "Load" posi- 
tion before power is removed from the PN. The controller 
then prepares the memory boards for entering data reten- 
tion mode by disabling all memory site CE signals. 
While in emulation mode, if the user wishes to use 
the data terminal for debugging purposes, the following 
procedure ensures no PM data is lost. First, power must 
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be removed from the PM and then the "Data Lock" switch 
must be unlocked.  (Recall that so enabling the WE signal 
to all RAM sites allows the implementation of software 
breakpoint setting and single stepping.) Then, the data 
terminal is connected to the target board's RS-232C port. 
Power may then be applied; first, to the PM and then to 
the microcomputer. 
9.3 Controller 
The PM controller is a single board microcomputer 
based on the TMS 9995 processor.  CSee Figure 15.) All 
processor data, address, and control lines are brought to 
a connector to permit communication with the memory boards. 
This microcomputer has 32 bits of software program- 
mable I/O with an additional 12 bits of inputs. All 44 
bits are individually addressable, and they may be addres- 
sed in groups of up to 16 contiguous bits. This syn- 
chronous I/O space is implemented with two TMS 9901 chips. 
The serial RS-232C interface on the microcomputer 
is based upon another Texas Instruments peripheral LSI 
chip, the TMS 9902A. This device is a software program- 
mable UART designed to interface with the 9995. 
The memory space of the microcomputer consists of two 
bytewide 28 pin sockets. One socket each is dedicated to 
EPROM and RAM. The present memory capacity is limited by 
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the state of the art in bytewide devices, 64K bytes of 
EPRON and 2K bytes of RAM per chip. The RAM socket is 
provided with battery power so the checksum of the applica- 
tion program may be saved. The site select logic con- 
sists of a 32 x 8 prom which decodes the highest five 
address lines to select one of the two memory sockets. 
The memories of this controller reside on the same 
busses as the two 32K memory boards. Memory bank switch- 
ing between controller and emulator memory is controlled 
by the processor out of internal 9995 RAM using three 
bits of I/O space. One bit controls the "Enable*signal 
of the site select PROM, which in turn controls the 
"Chip Enable" signals of the controller memory sites. 
One more I/O bit is dedicated to each 32K memory board; 
during 64K operation one bit of I/O would suffice, but 
two are required for the 128K mode. 
9.4 Minicomputer Serial Data Interface 
Object files of the Intel formatter program are 
transmitted to the PM over an RS-232C serial link. An 
existing device service routine (DSR) Installed in the 
operating system is adapted for use with the PM. This 
DSR was originally designed for use with a printer. Two 
signals on the TTY/EIA interface board within the mini- 
computer ("DSR9 and nCTSN) are tied to appropriate voltage 
levels in order to make the adaptation function. 
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A commercially available microcomputer board, the 
TMI 990-101, is not suitable for the PM application for 
a number of reasons. The address and data busses are 
not available at any connector on the board, so the 
board would require modification* It also is too large 
for the application* Finally, it is too expensive* 
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Memory Evaluation Results 
0   1 2 3 4  5  6   7  8 
Bitwide Dynamic  3  3 5 
3 Bitwide Static   3  4 20 3  4  4  3   34 
Bitwide EEPROH    3   2 5 ~ -  -  -  -  F 
Nibblewide       4  4 3 22 3  4  4  3   36 
Bytewide        2  1 3 12 3  2  3   3  23* 
Index: - 
0■- Flexibility 4 - Density 
1 - Nonvolatility 5 - Upgradability 
2 - Speed 
3 - Subtotal 
6 - Product Development 
Effort 
7 - Cost 
8 - Total 
• 
— Option is implemented. 
Table 2 
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10. System Implementation 
10.1 Printed Circuit Boards 
Two printed circuit boards are designed and built 
for the initial configuration of the PM, the micro- 
computer board and one 32K memory board. The full 64K of 
memory is not built until the 32K board is debugged/ This 
strategy saves money if changes on the board prove to be 
required. 
In the design of these boards, special considerations 
are made for high frequency operation of the boards; board 
layout, placement of bus terminating components, and power 
distribution elements are all considered. 
In both boards, the. trace lengths of the high speed 
areas are kept to a minimum to avoid soft errors due to 
high frequency "ringing.M The critical areas of the lay- 
out of the boards are specified, while uncritical areas 
like the I/O section of the microcomputer are left to the 
discretion of the layout designer. 
All busses on the memory board are terminated with 
components designed to minimize the high frequency ef- 
fects of undershoot and overshoot.  These components are 
located at the maximum distance from the bus driving 
buffers for maximum effect. Furthermore, resistors are 
placed in series with the high speed busses to tune the 
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line impedance for minimum ringing. 
High frequency noise generated by integrated cir- 
cuits will tend to be coupled to neighboring chips through 
the power distribution system. Power distribution ele- 
ments known as bus bars tend to suppress this type of 
noise rather than coupling it. Both boards are imple- 
mented using bus bars. 
10.2 Packaging "* 
The system requirements dictate that the address and 
data busses of the PM microcomputerand 32K memory board 
be connected during loading, and the busses of the memory 
board and the target microcomputer be connected during 
emulation.  In addition, during emulation, the PM micro- 
computer should be disconnected from the bus. This 
isolation is required so the two asynchronously operating 
microcomputers do not interact. These constraints are 
satisfied by building cables which are permanently 
terminated on one end at the memory board and which may 
be connected as required to either of the microcomputers. 
The umbilicals are terminated on the microcomputer end in 
DIP peugs which replace existing ICs on the target micro- 
computer during emulation. This design eliminates the 
need for a dedicated connector on the target board. The 
length of these umbilicals, of course, is kept to a 
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minimum* 
Another packaging issue is whether to implement the 
PM in one or two modules* The function of the micro- 
computer is primarily to load the memory boards* If it 
is placed in a separate module which remains in the 
development laboratory, the remaining portion of the de- 
vice will be more portable* On the other handy if the PM 
is implemented in one module, the complexity of the 
packaging design is reduced and the microcomputer becomes 
available for checksum verification at the emulation site* 
The latter approach is adopted mainly for emulation site 
checksumming* 
The PM chassis is 15 inches long by 5 inches wide by 
8 inches high*  It weighs 6 pounds* 
10*3 Formatter Software 
This software reformats link loader object modules 
into Intel format*  It calculates data load addresses, 
the number of bytes in each data record, and the checksum 
of each record, and converts this data into ASCII code* 
This program is developed on the 990-4 minicomputer 
using the MPP development system* The Pascal compiler 
creates an interpretively executable object module which 
resides on the minicomputer and is available for execu- 
tion during microcomputer software development* 
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10*4 Controller Software 
The primary function of this PM-resident module ia to 
control the aerial input of data fro* the development 
minicomputer. The data ia decoded, checksums are veri- 
fied) and the data is loaded at the proper address using 
the hardware/software technique of bank switching. Other 
functions controlled by this software are emulator mem- 
ory initialization, data integrity verification, and data 
encoding for transmission to the INI010 Programmer. 
This program is also created on the MPP development 
system. Unlike the formatter software, however, many of 
the modules, especially those controlling I/O, are 
written in assembly language instead of pascal. Very 
small native code modules are created using the editor 
and macro assembler. The larger modules are developed 
using the development system's Pascal compiler, reverse 
assembler, editor, assembler, link loader, and Intel 
formatter programs. 
11. System Test 
The approach taken to test and debug the completed 
system is "divide and conquer." The software and hard- 
ware components are tested separately to the degree that 
this is possible. Hardware components are tested using 
a modular approach. 
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The power supply is tested first. Then ell wiring 
within the Portable Memory is checked. Before installing 
any ICS on the printed circuit boards, each socket con- 
nection is checked under power for VCC or ground to avoid 
destaging the ICs. 
The 32K memory board is tested using the target 
microcomputer. Known good target software in EBROM is 
installed on the memory board, which is connected via the 
emulation mode umbilicals. 
When first powered lip, the PM microcomputer is 
operated at 5MHz to avoid potentialhigh frequency problems. 
After all areas of the board are functioning, the board is 
tested at the maximum operating speed of 12MHz. 
Synchronous I/O is tested using simple imaging pro- 
grams.  Sophisticated software techniques are avoided in 
the early stages of hardware testing in order to limit 
problems encountered to hardware problems. 
The interaction between the PM microcomputer and 
memory board is tested by running I/O test software in the 
memory board rather than in the microcomputer memory sec- 
tion. 
Once the microcomputer hardware is operable, the 
technique of memory bank switching is tested. A program 
is devised which loads an EPROM-resident program into 32K 
RAM at the same physical address as the EPROM test program 
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(but in the other bank). Then data integrity is verified 
by executing the loaded data. 
After this program is functioning, the nonvolatility 
of loaded data in the PM is tested by disabling the 
"Write Enable** signal at the memory board and running the 
same program. No data is loaded upon power-up, but the 
transfer into the 32K RAM still occurs. The test con- 
sists of repeatedly turning the PM on and off under these 
conditions and verifying that the loaded program still 
works. 
The RS232-C port is debugged by transmitting Intel- 
coded data from the IM1010 to the PM. Software is written 
to image various status bits within the TMt 9902 asyn- 
chronous controller during the load process. The check- 
sum is calculated and displayed at the conclusion of the 
dump. This checksum is compared to the IM1010 checksum 
in order to verify proper operation of this mode. 
Finally, a program which may be executed by the tar- 
get microcomputer is dumped into the PM. The emulation 
mode is tested by running the target board with the PM 
and verifying proper operation. 
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12.  System Performance 
The assembled Portable Memory fulfills the system 
requirement of making it unnecessary to program EPROMs 
during the software development process.  Application 
object code may be dumped directly into the PM from the 
development minicomputer, the data is preserved within the 
PM under, battery power (for many hours if necessary), and 
the target microcomputer executes this data just as it 
would if the program were EPROM - resident.  Full 12MHz 
emulation operation is permitted; thus the PM meets the 
objective of not degrading the performance of the system 
while it is under test. 
) 
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